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ABSTRACT
The use of commercial-off-the-shelf (COTS) components and emerging technologies in
satellite systems has become increasingly popular over the past few years. This is mainly due
to advances in radiation shielding and system-level reliability improving techniques. The use
of a new generation commercial processor in the design of a satellite's on-board computer
(OBC) is now considered a feasible option.
The aim of this thesis was to evaluate the use of a commercial grade ARM processor in a low
earth orbit (LEO) microsatellite on-board computer. The process began with the selection of
the most suitable ARM processor for an aBC design. A typical aBC system was developed
for the chosen processor, in order to test its functionality and performance in an aBC design.
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OPSOMMING
Die afgelope paar jaar het die gebruik van gewone kommersiële komponente en die nuutste
tegnologie in satelliet stelsels heelwat toegeneem. Dit kan grootliks toeskryf word aan die
vordering in bestralings afskerming en stelselvlak betroubaarheid tegnieke. Die gebruik van
'n nuwe generasie kommersiële verwerker in die ontwerp van 'n satellite aanboord rekenaar
(AR) is nou prakties uitvoerbaar.
Die doel van hierdie tesis was om die gebruik van 'n ARM verwerker in 'n lae
aardwentelbaan mikrosatelliet aanboord rekenaar te evalueer. Eerstens moes die mees
geskikte kommersiële ARM verwerker vir 'n AR ontwerp gevind word. Daarna is 'n tipiese
AR stelselontwikkel om die verwerker se funksionaliteit en werkverrigting te toets.
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CHAPTER 1
INTRODUCTION
1.1 Satellite On-Board Computers
A satellite consists of a number of interrelated subsystems, each providing a particular service
to the satellite. Although these subsystems usually function independently, they must be
properly coordinated for the satellite to operate as a whole. This is the role of the on-board
computer (OBC) of a satellite. It is responsible for the overall operational control of a
satellite. Figure 1-1 shows the typical subsystems of a satellite.
Figure 1-1: Typical Satellite Subsystems
The OBC interfaces to all of the satellite subsystems, to allow it to issue commands to - and
request status information from - those subsystems. The exact role of an OBC varies
according to the control architecture of the satellite. The control architecture determines how
control is distributed between the satellite's OBC and the hardware dedicated to other
subsystems. In some satellites, each subsystem is responsible for its own low-level control,
1
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CHAPTER 1: INTRODUCTION
while the OBC only carries out high-level control. In other satellite systems, the OBC is
responsible for almost all control actions, where the OBC can be referred to as the Command
and Data Handling (C&DH) unit.
Regardless of the control architecture, satellite on-board computer systems are usually
designed around a specific processor. The overall performance and functionality of the OBC
is therefore highly dependent on the processor used in the design. For this reason, choosing a
processor is very important. It has to have sufficient processing performance to carry out the
required OBC functions and it must operate reliably in outer space.
1.2 Satellite Design Trends
In the past, satellite systems were designed using only space-qualified technology. This was
mainly due to the reliability concerns associated with the space radiation environment. The
use of radiation hardened (rad-hard) electronics resulted in very expensive and highly
specialized projects.
The high prices of rad-hard devices are a major disadvantage to satellite systems engineers.
Furthermore, the range of rad-hard components is very limited. Not all devices are available
in rad-hard versions, especially the latest commercial devices from high volume
manufacturers. This is because the space community only represents a very small customer
segment. Manufacturers will therefore not consider the process and design alterations required
to improve the radiation hardness levels of their commercial devices.
The current trend in the design of satellite systems is the insertion of commercial off-the-shelf
(COTS) technologies. This direction is clear in the satellite industry, as there were twenty rad-
hard component vendors in 1990, and only four today [16]. The use of COTS devices allows
satellite systems to take advantage of the latest technology available, which translates to lower
costs, higher performance and drastically reduced development times.
Unfortunately, the radiation performance characteristics of these technologies usually show a
susceptibility to the space radiation environment. For this reason, the development of a
COTS-based system involves adapting existing commercial designs to make them suitable for
space use. In such a system, the focus of reliability concerns is shifted from an individual
component level to a system level.
2
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The use of COTS devices is especially popular in the design of low-earth orbit (LEO)
satellites. This is due to the fact that LEO satellites experience relatively low levels of
radiation. The radiation related reliability problems are therefore less significant, allowing the
non-radiation hardened electronics to be used more freely.
Using a COTS-based approach to design an on-board computer (aBC) for a LEO satellite is
clearly advantageous. It allows a low-cost, high-performance OBC system to be developed,
by making use of an up-to-date commercial processor.
1.3 An ARM-Based aBC
The embedded systems market has a strong influence on COTS aBC designs, as these OBCs
are usually based on embedded processors. Many aBC designers tend to favour the use of
older embedded processors, such as the Intel 80188 and 80386EX processors. The old
technology used to manufacture these processors make them less susceptible to the effects of
radiation. Unfortunately, these processors limit the performance of the OBCs tremendously.
Furthermore, they consume large amounts of power, and may also be discontinued in the near
future.
To increase the performance of future OBCs, a new generation of embedded processors will
have to be used. There are a large number of high performance embedded processor families
currently available: PowerPC, ARM, MIPS and Hitachi SH. However, over the past few
years, processor cores developed by Advanced RISC Machines (ARM) Limited have
dominated the embedded processor market. This document covers the development and
evaluation of a LEO satellite aBC, based on an ARM processor.
1.4 Document Outline
• Chapter 1: Introduction
This chapter provides background information on the thesis subject.
• Chapter 2: Processor Selection
The processor requirements and selection process are covered in this chapter.
3
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• Chapter 3: Details of the SA-Ill 0
The details of the processor, which motivate its use in an OBC design, are
discussed.
• Chapter 4: A Typical OBC Design
This chapter covers the hardware design of the OBC system.
• Chapter 5: Software Development
An overview of the ARM programmer's model and the development of the OBC
system's software are covered in this chapter.
• Chapter 6: Tests and Measurements
In this chapter, the various OBC test procedures and results are discussed.
• Chapter 7: Conclusions and Recommendations
This concluding chapter summarizes the advantages and disadvantages of an SA-
1110-based OBC It also suggestions of how the OBC system can be improved and
identifies areas where further testing of the SA-Ill 0 processor should be carried
out.
4
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PROCESSOR SELECTION
The first step in the evaluation of an ARM based on-board computer, was the selection of the
most suitable ARM processor. Although there is a large variety of ARM processors available,
most of them are designed with a specific commercial application in mind. For this reason, it
was unlikely that any ARM processor would be ideally suited for use in a satellite OBC, and
some compromises would have to be made.
Since the goal of this project was to provide a low-cost OBC solution, the idea of using an
ARM core in a radiation-tolerant ASIC or FPGA was not investigated. Only commercially
available discrete ASIC processors were considered.
2.1 Processor Requirements
Before any ARM processors could be compared, it was necessary to compile a list of
requirements that the processor should meet:
• Low power consumption
Power is a very precious resource on a satellite.
• Highest Power Supply Voltage
To improve radiation tolerance, higher operating voltages are favoured.
• Largest manufacturing technology possible
,
With a larger manufacturing process, the silicon density is lower and the
processor will be less susceptible to radiation.
• High computational performance
This will allow for complex software designs and improve system response.
• No permanent Cache Memory
The on-chip cache memory of a processor is highly prone to radiation related
errors.
• Flexible memory controller and VO interfaces
The processor should interface easily to memory systems and memory mapped
peripherals.
5
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• History of use in Space
Ideally, the processor should have been successfully flown in space.
Unfortunately, many of the above aspects are interrelated and an improvement in one area
often comes at the expense of another. Therefore, these factors had to be considered very
carefully. For example, higher voltage levels in a processor generally translate to higher
power consumption. However, the higher voltage levels make the processor less susceptible
to radiation related errors, as more charge is needed to induce a change in a logic voltage
level. The manufacturing process size has similar consequences. Smaller manufacturing
processes are usually advantageous, as they are associated with lower power consumption and
higher clock speeds. Unfortunately, with smaller process sizes, the device's packing density
increases, and this makes them more prone to single event upsets (SEUs). A small process
size also increases the potential for radiation charge build-up to bridge silicon gaps and for a
high radiation dose to cause breakthrough damage.
2.2 Final Candidates
After an extensive search, the following list of possible processors was drawn up. These
processors best fitted the requirements listed above.
Table 1-1: ARM Processor Comparison
1 Million Instructions Per Second, measured with Dhrystone 2.1
6
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Prior to this thesis, Arno Barnard conducted a local study on possible processors for use in
future OBCs [4]. The conclusion drawn was that the Intel StrongARM SA-llOO was the most
suitable processor of those that were investigated. This study helped to eliminate a large
number of ARM processors from the search.
All of the processors listed in table 1-1, include on-chip cache memory, but allow it to be
disabled via software, which will be necessary in an OBC design. Disabling the cache will
translate to even lower power consumption, however, the computational performance will
also decrease. A search for performance specifications of these processors with their caching
features disabled proved unsuccessful.
It must be noted that the manufacturers' typical power consumption of the Intel and Cirrus
Logic processors, listed above, are even further exaggerated as their test systems included the
utilization of an LCD display.
As the chosen processor was not to be evaluated for the OBC of a specific satellite, most of
the on-board peripherals that the processors included were not influential when the various
ARM processors were compared.
2.3 Processor Details and Comparisons
The ARM7500FE from the Cirrus Logic (CL-PS7500FE) has the largest manufacturing
process size of those listed above, at O.5Ilm. Initially, this made it a possible choice, however,
the processor is designed using relatively old 5-volt technology. This results in higher power
consumption and a lower maximum clock speed. The processor also has a very basic memory
controller. It only supports up to two static memory banks and does not fully support SRAM,
which is necessary for an OBC design.
The Samsung KS32C50100 processor was designed as a network controller and its
functionality would therefore be well suited to an OBC design. lts flexible memory controller,
which boasts a full DMA controller, counted in its favour. Unfortunately, the relatively high
power consumption and low performance of this processor did not make it a competitive
candidate.
7
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There are two ARM processor ranges from Intel: StrongARM and the new X-Scale. Both of
these were designed to optimise low power consumption and high performance as they were
designed for use in handheld devices such as Personal Diary Assistants (PDAs).
The Intel X-Scale PXA-250 had the most attractive MIPS per milliwatt ratio of all the
processors. Unfortunately, the Intel X-Scale PXA-250 was ruled out, due to its O.l8)..lm
manufacturing process. This very small process size would make the device extremely
susceptible to effects of the space radiation environment.
This left only the StrongARM SA-llIO, as it is the new revision of the SA-1100. The two
processors are basically equivalent, except that the SA-Ill 0 has improvements to its memory
controller and other peripherals. The increased flexibility of the memory controller is highly
beneficial to an OBC design, as it supports a wider range of memory types, such as variable
latency 110 devices.
A major advantage of the SA-lIOO is the fact that it has been flown successfully in satellite
systems before (see section 3.8.3). The reliability of the SA-llIO should be inherently
similar, as it is merely an upgraded version of the SA-IIOO.
2.4 Conclusion
According to the list of processor requirements, the Intel StrongARM SA-llIO was clearly
the most suitable commercial ARM processor for use in an OBC design. This processor has a
very impressive performance to power consumption ratio, and is manufactured using a
relatively large process technology ofO.35)..lm.
The next chapter will discuss the details of the SA-IIIO processor, which will be most
important in a micro satellite OBC design.
8
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The Intel StrongARM SA-IIIO was identified as the most suitable ARM processor around
which an OBC could be designed. Firstly, an overview of the processor will be given,
followed by a detailed explanation of the features that make this processor well suited for an
aBC design.
3.1 Overview of the StrongARM SA-111 0
The StrongARM SA-IIIO processor can be divided into the following four sections:
Processing Core, Memory and PCMCIA Module, Peripheral Control Module and System
Control Module. Figure 1-2 shows the block diagram of the SA-IIIO.
,-- - - - -- - - - r- - - - -- - -- -- -I;;;hud;'-; -- - - - -- -: stn::fRfi
, SA-UlO
3.600 ' Mfcroproa!Uor
MHz ~""""---J
OS Timer
•• tI Genera-
'Q' PUI"JI!&! 110
Inlamu
Conlmfler
POlMlr
ManagerrEflt
Reset
Contr1Jl~
Figure 3-1: SA-1110 Block Diagram
3.1.1 Processing Core
The SA-IIIO is Inte1's third generation StrongARM processor, based on the ARM SA-I core.
It is software compatible with the ARM v4 (version four) architecture processor family. This
9
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32-bit RISC microprocessor has a l6kB instruction cache and an 8kB write-back data cache.
Each of these the cache memories have independent memory-management units (MMUs).
Stores are made using a four-line write buffer. The performance of specialized load routines is
enhanced with the four-entry read buffer that can be used to pre-fetch data for use at a later
time. A l6-entry (512 byte) mini-data cache is also available, and enhances caching
performance when dealing with frequently used data structures.
3.1.2 Memory and PCMCIA Control Module
The memory controller supports a very wide range of memory types. The controller provides
up to four banks for DRAM systems: fast-page-mode (FPM), extended-data-out (EDO),
and/or synchronous DRAM (SDRAM).
Additionally, up to six static memory banks are supported. These static banks can control a
combination of the following memory types: ROM, Flash (each with non-burst or burst read
timings), Synchronous Mask ROM (SMROM), SRAM or variable latency I/O devices. The
SA-lllO also provides a full PCMCIA (PC-Card) interface.
3.1.3 Peripheral Control Module
The peripheral control module (PCM) contains a six channel DMA controller, which is used
to transfer data between memory and the on-board peripherals. Memory-to-memory DMA
transfers are not supported.
The PCM also houses the following on-board peripherals:
• An LCD controller with support for passive or active displays
• Serial Port 0: A universal serial bus (USB) endpoint controller
• Serial Port 1: A combination general-purpose clock controller (GPCLK) and
l6C550-type UART
• Serial Port 2: A serial controller with supporting 115 kbps and 4 Mbps IrDA
protocols (can also be used as a l6C550-type UART)
• Serial Port 3: A general purpose l6C550-type UART, supporting up to
230kbps
10
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• Serial Port 4: A combination multimedia communications port (MCP) and
synchronous serial port (SSP).
3.1.4 System Control Module
The system control module (SCM) is also connected to the peripheral bus. It contains the
following units used for general system functions:
• Two oscillator units, for the 32.768 kHz and 3.6864 MHz crystals
• A dual phase-lock loop circuit, to provide a primary 59-206 MHz core clock
and a secondary 48 MHz clock for peripherals
• A real-time clock (RTC) with alarm
• An operating system timer (OST) for use as a general system timer as well as a
watchdog timer
• Twenty-eight general-purpose VOs (GPIO)
• An interrupt controller with up to 32 Fast Interrupt Requests (FIQs) and 32
Interrupt Requests (IRQs)
• A power-management controller that handles the transitions in and out of sleep
and idle modes
• A reset controller that handles the various reset sources on the processor
3.2 Power Consumption
The low power consumption and complex power management system of the SA-Ill 0 are key
factors which motivate the use of this processor in an OBC design. The advantages of the low
power consumption are two-fold. Not only does it conserve the limited power resources of the
satellite, but it also minimizes the heat generated by the component. This is very important in
the space environment, where heat dissipation is not possible by convection.
The power consumption of the processor is typically less than 350mW when running at its
maximum core speed (206 MHz). This can be compared to, for example, a "mobile Pentium"
processor, which delivers similar performance but uses nearly 8 watts of power [8].
11
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3.2.1 Power Management
The power management logic of the SA-Ill 0 controls the transition between three different
modes of operation: run, idle, and sleep (see figure 3-2).
Power on, nRESET asserted
,,- HARDWARE RESE-; "\
nRESETasserted
voo or battery fault
CPU clock held low; all pins asserted
other resources active, wait
for interrupt
Walt for wake-up
event
Figure 3-2: Run, Idle and Sleep Mode Transitions
These modes are used to reduce processor power consumption when certain functions of the
processor are not required. The three operation modes are summarized in the sections below.
3.2.1.1 Run mode
This is the normal operating mode of the SA-Ill O. All power supplies are enabled, all clocks
are running, and every on-chip resource is functional. This is the normal state of operation for
the processor while it is executing code.
3.2.1.2 Idle Mode
In idle mode, the clock is stopped, but the rest of the processor modules remain operational.
As the processor is static, the state information is preserved. Thus, on returning to run mode,
the processor continues exactly where it left off. The typical idle mode power consumption is
IOOmW.
12
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Idle mode can only be entered via software. It is meant to be activated by application software
when the processor is not being used. Idle mode can be exited by the occurrence of any of
interrupt (on or off chip).
This mode is a particularly useful feature of the SA-I110 power management system, as in
this mode, it can provide a 70% power consumption reduction and code execution can be
resumed quickly. This power saving method could be used hand-in-hand with a real-time
operating system (RTOS). The SA-I110 could be forced into idle mode during the idle time
of the operating system real-time period. Processing would then be resumed by the next
interrupt-based timer tick, or an interrupt caused by an asynchronous event.
3.2.1.3 Sleep Mode
Sleep mode offers the greatest power savings and consequently, the lowest level of available
functionality. When sleep mode is initiated, the processor shuts down much of the on-chip
activity and applies an internal reset.
During sleep mode, the PWR_EN pin is driven low, indicating to the external system that the
core power supply (VDD) can be driven to zero volts. With this supply disabled, most of the
processor is switched off. This causes a dramatic power reduction, allowing the processor to
consume as little as 165flW under ideal conditions.
Sleep mode is entered either via software or by asserting one of two input pins (VDD_fault
and BATT_fault) that indicate a power supply fault. These external pins are intended to
provide a "power low" and "supply out of regulation" signal to the processor, but they can be
coupled to any external logic to force the processor into sleep mode when desired. This avoids
the need for an external interrupt and software code to cause the processor to enter sleep mode
at the request of an external source.
The IlO power supply (VDDX) remains active during sleep mode, as the processor needs to
sample the wakeup sources: a real-time clock (RTe) alarm, or specified event (edge triggered
interrupt) on a general purpose IlO (GPIO) input pin. The current drawn by the processor
during sleep mode is highly dependent on the state of the GPIO pins. The sleep mode state
machine actively samples all GPIO pins that are configured as inputs, even if they are not
configured to cause a wakeup event. Special care must be taken to avoid unnecessary
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switching of these inputs (especially at high frequencies) as this causes a significant increase
in current.
The sleep mode state machine runs off the 32.768 kHz clock and a number of steps have to be
carried out for a successful sleep shutdown sequence (see [2] for details of the sequence).
With each step taking approximately 30IlS, the shutdown sequences take approximately 90llS
to complete. The wakeup sequence takes considerably longer (see [2] for details of the
sequence). Firstly, the processor waits 10ms for the core power supply to stabilize, once it is
re-enabled. The 3.6864 MHz oscillator can also be disabled during sleep mode, but this slows
down the "wake-up" time, as the oscillator needs 150ms to stabilize. The wakeup time
therefore varies from about 10ms to 160ms (as the 30llS steps of the state machines are
insignificant).
Sleep mode cannot be used as freely as idle mode, due to its rather slow wakeup and
shutdown sequences. It should only be used when relatively long periods of processor
inactivity can be guaranteed.
3.2.2 Cache Memory Power Reduction
Another power saving aspect of the SA-Ill 0 is that the on-chip cache memories and buffers
can be disabled. The caches account for approximately 60% of the total die area of this
processor [7]. Therefore, with the caches disabled in an OBC design, the power consumption
should be significantly lower than the manufacturer's specifications.
3.3 The Memory Controller
The SA-IIIO has a high-speed (103 MHz) memory bus and a flexible memory controller. It is
able to provide an interface to a wide variety and large number of memory systems. This
makes the processor very attractive for use in an OBC system.
The memory controller provides a static and dynamic memory interface. The dynamic
memory interface supports up to four banks of DRAM, such as SDRAM and EDO DRAM.
However, these types of memory are not suitable for satellite OBC systems as they are
extremely susceptible to SEU [1]. The static memory interface is, however, highly suitable for
a satellite OBC design.
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The static memory interface has SIX chip selects (nCS[5:0]) and 26 bits of byte address
(A[25:0]) for access of up to 64MB of memory in each of the six banks. This is more than
enough for the memory system of a micro satellite OBC, as large mass memory systems aren't
usually connected directly to the processors memory bus.
LeD and DMA Registers
(256 Mbyles)
Internal Registers
1 Gbyle
Memory and Expansion Registers
(256 Mbytes)
System Control Module ROiJlsters
(256 Mbyles)
Peripheral Control Module Registers
(256 Mbylesj
Figure 3-3: SA-1110 Memory Map
Each chip select is individually programmable for selecting one of the supported static
memory types. The following static devices are supported, with 16 or 32-bit data bus widths:
• Non-Burst Mode ROM or Flash
• Burst Mode ROM or Flash (with only non-burst mode writes)
• SRAM
• Variable Latency IlO Devices
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The six static memory banks should easily be sufficient for a typical microsatellite aBC
memory system. Memory control signals to external memory mapped peripherals can be
generated by external logic (such as an FPGA) to provide as many individual chip select lines
as required.
The memory controller also includes a ready input signal, RDY, for use with SRAM-like
variable latency VO devices. Such devices can only be used on the upper three chip select
lines (nCS[5:3]). The RDY pin (not present on the SA-UOO) expands the flexibility of the
memory controller dramatically. It is especially useful when designing memory mapped logic
systems. This is applicable to a satellite OBC system, as the integration of an EDAC system
can be simplified dramatically when a ready signal can be used. This is one of the most
significant improvements of the SA-IIIO over its predecessor.
3.4 System Timers
The SA-IIIO provides two completely separate system timers, each driven by its own
oscillator module.
3.4.1 Operating System Timer
The operating system timer is a 32-bit counter/timer that is clocked by the 3.6864 MHz
oscillator. The operating system counter register (OSCR) is a free-running up-counter, which
is not cleared by any reset. This module also contains four count match registers which can
generate interrupts. The fourth match register can also be used as a watchdog match register,
to implement a watchdog timer function. A match between this register and the OSCR will
cause the SA-IIIO to reset, rather than generate an interrupt, if the watchdog enable bit is set.
A watchdog timer is essential for any satellite OBC. Under normal circumstances, a watchdog
is added to protect against the inevitable latent bugs in software. However, in the space
radiation environment, program variables which reside in SRAM can become corrupted by
single-event upsets (SEUs) and this causes unpredictable software behaviour. Thus, even
though the running software is relatively bug-free, the corruption of data variables would
eventually cause the software to crash. The subsequent reset caused by the watchdog would
then reinitialise the system into a cleared, fresh state [1].
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The watchdog timer function of the SA-1110 will prevent the need for an external watchdog
timer in an OBC design.
3.4.2 Real-Time Clock
The real-time clock (RTC) provides a general-purpose real-time reference to the SA-U 10.
Normally, the real-time counter register (RCNR) is incremented on rising edges of the 1Hz
clock. However, as the 32.768 kHz oscillator drives this clock circuitry, the counter can be
incremented at a rate of up to 32.768 kHz (a timer with 30~s period). This makes the timer
useful in generating a clock tick signal for a real-time operating system (RTOS) by using the
RTC alarm interrupt (see [2] for more details).
Unfortunately, the RTC does not include a calendar function, which is very useful in an OBC,
for diary functions. A calendar would have to be implemented via software.
3.5 General Purpose 110
The StrongARM SA-11 I0 provides 28 general-purpose I/O (GPIO) port pins. Each of these
pins may be configured via software as an input or output and as edge triggered interrupt
sources (see [2], section 9-1). The general I/O port can therefore be configured to provide a
large amount of external interrupt lines (up to 28). In many cases, this will help simplify the
OBC design, as external interrupt controllers will not be needed.
This is very useful in an OBC environment, which typically has a large number of peripheral
devices requiring external interrupt lines. A total of 15 external interrupt lines were needed on
the SUNSAT OBC, where and external programmable interrupt controller (PIC) was needed
[9].
3.6 On-Board Peripherals
The SA-lllO houses a large number of on-board peripherals. By using any of the on-board
peripherals in a certain OBC design, the number of external peripheral components can be
minimized. However, some of these peripherals are not suited for an OBC design, such as the
LCD controller and multimedia communications port.
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Fortunately, the StrongARM includes a Peripheral Pin Controller (PPC) which allows the pins
used by the on-chip peripherals (except the USB controller) to be assigned as general purpose
IlO pins. However, these pins cannot generate interrupts as the GPIO port pins can.
The use of the USB controller in an aBC system was only briefly considered, as the SA-
1110's USB controller has a very bad reputation amongst embedded programmers. Several
functions of the USB controller are reported to be unreliable. The USB controller does not
incorporate a host controller and consequently can only act as a slave. This further limits its
usefulness in an aBC design.
The on-chip UARTs (Serial Ports 2 and 3) are very basic and do not support modem control
signals (such as RTS, CTS, DTR, and DSR). For this reason, the UARTs might not be ideally
suited for use with the modems on a satellite. However, the GPIO port could be used to
implement the necessary modem control lines via software control. The UARTs can be used
for inter-subsystem communications on a satellite, such as a backup serial bus in a redundant
system. These serial ports will also be very useful for debugging aBC software and could be
included in an engineering model of an aBC.
The SA-1110's Serial Port 4 features a full-duplex Synchronous Serial Port (SSP). It may be
configured to support the Motorola Serial Port Interface (SPI), National Microwire, Texas
Instruments Synchronous Serial or a similar custom protocol. The SSP functions as a master
only and can communicates to off-chip slave devices at a serial bit rate ranging from 7.2 kHz
to 1.8432 MHz. The SSP could be very useful in a satellite OBC system, if one of the above
mentioned serial interfaces were chosen for use in the design. The fact that the SSP can only
act as a master may be a limiting factor when implementing a serial bus structure.
3.7 On-Chip Cache Memories and ReadIWrite Buffers
The cache memories and buffers reduce effective memory access time dramatically, and can
improve code execution time significantly. Unfortunately, cache memories have proved
problematic when used in the space radiation environment. The SA-Ill 0 cache memories are
disabled by default after a hardware or software generated reset.
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As the cache memories and buffers can be enabled and disabled by software, this will allow
experiments using these functions to be carried out easily. The StrongARM has an internal
coprocessor (Coprocessor 15), which is used to enable and disable these features by writing to
its registers. The SA-lIla User Manual [2] should be consulted for more details.
3.8 Reliability
The reliability and survivability of electronic components in the hostile environment
encountered in space is extremely critical in any satellite system design. As the SA-lIla
processor is the comer-stone of the entire on-board computer, all aspects concerning its
reliability need careful attention.
The two major reliability concerns for a CMOS device (such as the SA-I110) in the space
environment, are operating temperature and the effects of radiation.
3.8.1 Temperature Concerns
When LEO satellite systems are developed, industrial grade components are favoured, due to
their superior operating temperature range (-40°C to 85°C). Unfortunately, the SA-I110 is
only fabricated as a commercial processor and its recommended operating temperature range
is O°C to 70°C.
However, extensive environmental tests have been carried out on the Applied Data Systems
(ADS) GCP2520 Graphics Client Plus System, which is an embedded system based on a
StrongARM SA-lIla processor. The Computer Aided Life Cycle Engineering (CALCE)
Electronic Products and Systems Centre carried out these tests and concluded that the
StrongARM SA-lIla can operate successfully across the industrial temperature range [6].
3.8.2 Radiation Concerns
Unfortunately no data or reports are available regarding the radiation tolerance of the
StrongARM SA-lIla. The older, first generation, StrongARM SA-IlO was tested by NASA
Goddard Space Flight Centre (GSFC). The test board was a compact PCI card (CMA401)
designed around the SA-IlO by the Jet Propulsion Laboratory (JPL) [12].
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The SA-lID was proton irradiated and only tested for single event effects (SEE), not total
ionising dose (TID). The device was monitored for soft errors such as single event upsets
(SEUs) and hard errors such as single event latch-up (SELs). The results showed only 2
events in approximately 20 krad (Si) of protons and no SEL was encountered.
The SA-lID was manufactured with an epitaxial layer, which gives some radiation protection.
However, this CPU was manufactured by Digital Semiconductors who originally owned the
rights to the StrongARM processor line. The current StrongARM range are manufactured by
Intel and no information on the details of their manufacturing process could be obtained. For
this reason we cannot assume that the Intel SA-Ill 0 will share the same radiation resistant
properties of the original Digital SA-lID.
3.8.3 History of Use in Space
As mentioned before, a space history for the StrongARM SA-IUD could not be found.
However, the SA-lIDO does have a history of use in three satellite on-board computers.
Fortunately, the SA-I lID is practically identical to the SA-lIDO and both currently
manufactured by Intel.
Surrey Space Technology Ltd (SSTL) used a SA-lIDO processor in the design their OBC for
the SNAP-I nanosatellite. The SA-lIDO processor was also used by the Radio Amateur
Satellite Corporation (AMSAT). Itwas part of an experimental Integrated-Housekeeping-Unit
(lliU), which is essentially an OBC, aboard their Phase 3D satellite. Finally, the United States
Air Force Academy (USAF A) based the OBC of their FalconSat-2 (FS-2) nanosatellite on a
SA-lIDO processor. These three projects are discussed below.
3.8.3.1 The SNAP-1 Nanosatellite
The Surrey Nanosatellite Application Platform 1 (SNAP-I) is the United Kingdom's first ever
nanosatellite. The COTS-based satellite was designed and built by Surrey Space Centre (SSC)
and Surrey Satellite Technology Ltd (SSTL) staff.
The On-Board Computer (OBC) uses a 190 MHz StrongARM SA-UOO RISC processor
(running nominally at 88 MHz). It includes 4M x 8-bit program memory, which is protected
by a double-bit-correcting (16,8) code implemented in hardware. Communications interfaces
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with the other satellite modules are based on the SA-1110's serial ports. One of the SA-
1100's UARTs was configured for reception at 9600 bps while the second was configured for
transmission at 38.4 kbps.
The machine vision system (MVS) on SNAP-l is also designed around a StrongARM SA-
1100. All image storage and processing is carried out by the SA-II 00, which was equipped
with 2MB of Flash-EPROM and 8MB of SRAM. Both of the StrongARM processor's had
external CAN interfaces operated via the built-in SPI interface.
During SNAP-l's lifetime of two years, there was no reported failure of the SA-ll00
processors.
3.8.3.2 AMSAT Phase 3D
The on-board computers of previous AMSAT satellites (OSCAR-lO and OSCAR-13 ) were
based on the 8-bit COSMAC 1802 processor. As these processors were soon to be obsolete, a
secondary experimental on-board computer was added to the Phase 3D satellite. This
secondary OBC (or IHU) was to be tested, in flight, to determine whether it could be used as a
possible primary OBC in future AMSAT satellites.
The OBC system included l28k x 32-bit of hardware protected fast SRAM memory (EDAC)
and 8 megabytes (2M x 32-bit) of software protected SRAM memory.
Although current information about the IHU-2's flight history is minimal, AMSAT have
reported that the IHU-2 is operating successfully and reliably. In should also be noted that
their processor is running with its cache memory enabled.
3.8.3.2 The FalconSat-2 Nanosatellite
FalconSat-2 (FS-2) is a nanosatellite developed by United States Air Force Academy
(USAF A). It is based largely on core modules from the SNAP-l nanosatellite. The COTS-
based StrongARM OBC is one of the modules that have been adopted, due to its previous
success in SNAP-I. The satellite is due for launch in January 2003.
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In order to perform an accurate evaluation of the StrongARM SA-lIla for use in an OBC
system, it was necessary to develop a typical OBC system based on this processor. Usually
the functional specifications for an on-board computer are determined by the satellite system
requirements, but in this case the design was not intended for a specific satellite project.
For this reason, the OBC's local peripheral interfaces and inter-subsystem interfaces, were
simply chosen as examples that could be used for a future satellite design. Several of these
choices were based upon other satellite OBC designs, which have proven successful.
4.1 aBC Design Overview
The OBC is a complex custom computer system, based on the SA-lIla processor. A basic
block diagram of the entire OBC is shown in figure 4.1. It consists of the following:
• Processor
Intel StrongARM sxn io
• Memory System
Boot ROM (Flash)
Program ROM (Flash)
Program RAM (EDAC Protected SRAM)
• On-Board Peripherals
Real-Time Clock (RTC)
Analog-to-Digital Converter (ADC) for Current Sensing
Temperature Sensor
Dual Channel Serial Communications Controller (SCC)
LVDS Communications Channel
RS-232 Line Drivers (for SA-lIla UARTs)
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Dual Serial Port
Processor
Bus*
1::o
D.
¢=>~
::l.c
Q)
C
Dual RS-232
Interface
* The Processor bus is made up of the Address
Bus, Data Bus, and Memory Control Signals
LVDS Port
Figure 4-1: OBC Block Diagram
The OBC also includes an Altera EPIK30 FPGA, which implements the following modules:
• Hardware Registers
• EDAC system
• LVDS control logic
• All the other necessary glue logic
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The OBC provides the following interfaces for communications with the satellite's other
subsystems:
• r'e Bus
• Two SCC channels (typically used for a modem interface)
• Two UARTs (SA-lIla on-chip peripherals)
• High-Speed Full-Duplex LVDS Channel
All of the OBC peripherals and interfaces, as well as the system support circuitry, will be
discussed in the appropriate sections that follow. Full schematic diagrams for the OBC design
are included on the CD-ROM provided. The physical layout of the OBC is shown in
Appendix A.
4.2 The StrongARM Processor
Intel suppies a range of StrongARM SA-lIla processors, with two available maximum core
clock speed options: 133 MHz or 206 MHz. The functionality of these two processors is
identical. As expected, the lower speed option exhibits lower power consumption and can be
used in a design where its computational performance is sufficient. The higher speed option
(part no. GDSIIIOBD) was used in this study.
As discussed in the previous chapter, the StrongARM SA-lIla processor is a highly
integrated device with many on-board peripherals and functions. The on-board peripherals
that required hardware-level integration are discussed below.
4.2.1 Serial Ports
To provide a simple interface between a personal computer (PC) and the StrongARM
processor, a set of RS-232 transceivers were connected to the on-board UART2 and UART3
of the processor. These 16C550-type UARTs do not include modem signals, and therefore
level conversions are only required for the data transmit and data receive lines.
A single Maxim MAX3222E device was sufficient as it provides two receivers and two
drivers. These devices would not be used on an actual OBC, but were included to facilitate the
development of the OBC software.
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4.2.2 General Purpose 110 (GPIO) Port
The general I/O port provides external interrupt lines to many of the devices on the aBC.
These will be mentioned in the appropriate sections that follow.
Six of the GPIO lines (15,16, 21, 22, 26 and 27) of the processor are connected to the FPGA,
to allow simple control signals to pass between them, or allow the FPGA to interrupt the
processor.
A summary of the GPIO port configuration is given in table 4-1, below.
Table 4-1: GPIO Configuration
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4.3 The Power Supply System
The power supply system for the OBC design was rather complex, as the devices operated
from a variety of power supply voltages. The four power supplies, and the components that
they deliver power to, are listed below:
• 1.8V for the StrongARM processor core
• 2.5V for the FPGA's core
• 5.0V for the SCC and the associated level-shifters
• 3.3V for all the other devices, including the FPGA and Processor 110 interfaces
The layout of the power supply system is as follows:
Core Power Enable
Figure 4-2: The OBC Power Supply
1.8V
2.5V
5.0V
3.3V
A 1.8V power supply providing an enable input, was used to complement the SA-Ill 0 core
power supply enable line (PWR_EN). By using this output to enable the 1.8V supply, the
SA-IIIO will enforce the required power supply sequencing by holding PWR _EN de-asserted
until the 3.3V supply is sufficiently high. This also allows power conservation to be
maximized during sleep mode, when PWR_EN is de-asserted, disabling the 1.8V supply.
Current sense amplifiers (MAX471 devices) were inserted directly after each supply, except
for the 5.0V supply. These current sense amplifiers will allow the system software to monitor
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the current drawn from the 1.8V, 2.5V and 3.3V supplies, by using an ADC. The current
sense amplifiers were biased to provide a one-volt-per-amp output signal to the ADC. Details
of the ADC will be discussed in section 4.8.5.
4.4 The Reset Circuit
The following reset circuit, based on a MAX6315, was used to provide a reliable reset signal
to the SA-IIIO. The MAX6315 device acts as a 3.3V power supply monitor and also provides
de-bouncing for a push button switch. The device guarantees minimum reset time of 150ms
required by the processor.
Additionally, the SA-IIIO is also held in the reset state until the FPGA is configured. The
CONF_DONE output of the FPGA was used to do this.
Reset Switch
Figure 4-3: SA-1110 Reset Circuit
Many of the logic circuits in the FPGA will require a reset signal after the FPGA has been
configured, to ensure that they are correctly initialised. One of the general VO lines (GPIO 27)
between the processor and FPGA was used for this purpose. The processor can therefore reset
the FPGA logic when desired.
4.5 The Memory System
The basic structures of the memory system for microsatellite OBCs do not vary to a large
extent. A memory system common to most micro satellite OBCs was used in this design. It
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consists of: Non-volatile Boot Code Memory, Non-volatile Program Code Memory, and
volatile Program Code/Data Memory.
An FPGA also forms part of the memory system, as it is connected to the processor bus. This
is required for the FPGA-based EDAC system. Additionally, this allows peripherals
connected to the FPGA (such as the LVDS) to be accessed as memory mapped devices, via
registers. These aspects will be discussed later, in the appropriate sections.
A block diagram of the memory system, showing the mapping of the processor's chip select
lines is shown in figure 4-4, below.
Chip Select 0 (nCSO)
Select 1 (nCS1)
Chip Select 3 (nCS3)
ti Memory ICs
o FPGALogic
Figure 4-4: OBC Memory Configuration
The DRAM memory controller is not used in the design. Only the StrongARM's static
memory banks are using to support the OBC memory system.
4.5.1 Boot Memory (ROM)
The first memory bank of the StrongARM (chip select 0) starts at memory address zero. This
bank must be occupied by non-volatile bootable memory, as code fetching starts here after a
reset. The boot loader code will reside here.
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On a true satellite OBC, this memory would be a one-time programmable ROM device
(OTPROM), as the integrity of the boot code is highly critical. However, to aid the initial boot
software design, removable (PLCC package) flash memory was used. Two Am29LVOOIBB
(128k x 8-bit) boot sector Flash memory devices provide a 16-bit wide boot block. These
were the smallest 3.3V PLCC flash devices available. This memory will be referred to as the
ROM in this design.
4.5.2 Program Memory (Flash)
The second bank of memory, associated with nCS I, is occupied by 2MB of flash memory.
Two Intel TE28F800-B3 Advanced Boot Block Flash Memory devices make up the 512k x
32-bit memory space. Normally, this bank would be used to run program code from, as the
SA-IIIO can access it via the full 32-bit data bus.
When flash memory devices are used on a satellite, dual-supply devices, without charge
pumps, are favoured. This is due to the fact that the charge pumps, which provide the higher
programming voltage, are highly susceptible to radiation. The internal controllers found on
most modem flash devices are also an area of concern, as their state can become corrupted
during SEU [2].
The flash devices chosen for this design are dual-supply. This allows reliability improving
circuitry to be incorporated into this evaluation OBC system, as would be the case on a
satellite. The devices do however, include charge pumps, so that only a 3.3V external
programming voltage (Vpp) is required.
The programming voltage should only be available to the device when absolutely necessary.
This helps prevent unintentional writes to the memory, which could be caused by the
controller state corruption (mentioned above). The data protection circuit shown in figure 4-5
was implemented [5]. It allows the programming power supply to be disconnected from the
flash device. The nLockFlash signal is connected to the FPGA and can be set via the FPGA-
based hardware setup register, SETUP_REG, discussed in section 4.6.
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Vee
Figure 4-5: Flash Data Protection Circuitry
The flash devices offer two hardware lockable boot sectors of 8kB each, providing a total of
32kB between the two. This area is ideal for storing critical data, or boot code. The write
protection input (#WP) associated with these sectors is connected to the FPGA, and can also
be set via the hardware setup register.
4.5.3 Boot Configuration Jumpers
A set of jumpers was included in the memory system design, to allow the boot code location
to be changed between the ROM and flash devices. By default, the ROM will be mapped to
chip select 0, and flash to chip select 1, as on most OBCs. To take advantage of the boot
sector flash, the jumpers can be set as in figure 4-4(b).
nCSO nCSO
PROM Flash
Chip Chip
Enable Enable
nCS1 nCS1
VCC nCSO nCSO
PROM Flash
Chip Chip
Enable Enable
nCS1 nCS1
VCC
ROM
Width
Select
GND
ROM
Width
Select
GND
(a) (b)
Figure 4-6: Boot Memory Configuration
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Additionally, the SA-1110's ROM size select (ROM_SEL) pin needs to be driven to indicate
the bus width of the boot memory. A high on this pin indicates a 32-bit device (Flash), while a
low indicates a 16-bit device (ROM).
4.5.4 Protected Program Data/Code Memory (SRAM)
The third memory bank on the OBC consists of RAM, as required by the SA-IIIO.
Unfortunately, the very high density of modem RAM devices have resulted in reduced
memory cell sizes, making them more prone to SEU induced errors. Even the memory
systems of satellites, operating in LEO orbits are at risk, especially when passing through the
South Atlantic Anomaly (SAA) [1]. For this reason, it was necessary to implement and error
correction and detection (EDAC) system for this memory bank.
The 2MB of EDAC protected SRAM are based on five Toshiba TC55V8512J-15 8-bit
devices. They are arranged as 512k x 32-bit for data, and 512k x 8-bit for the check-bits. In
order to take advantage of the StrongARM's high-speed memory bus, high-speed SRAM
devices were used, with an access time of 15ns. This was important for the overall system
performance, as the EDAC itself would introduce additional memory access delays.
This protected memory is accessed using chip select 3. This allows the SA-IIIO to address
the memory as a variable latency device, by using the ready input. This allowed for a faster
and more flexible EDAC design, the details of which will be discussed in the following
section.
4.5.5 Error Detection and Correction (EDAC) Unit
There are a large number of EDAC systems that have been used on satellite systems. These
can generally be divided into the following categories:
• Software based EDAC
• A Commercial EDAC Integrated Circuit (IC)
• FPGA based EDAC
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The disadvantages of using a completely software based EDAC system are the highest. This
technique introduces extra processing overhead and the system software has to be designed to
support this feature explicitly.
Commercial EDAC ICs (such as the IDT49C465) provide a simple off-the-shelf EDAC
solution. However, the high prices and high minimum order quantity of these devices, made
them unacceptable for this project.
The final option was to implement EDAC logic in an FPGA. An Altera EP1K30QC208-1
device was used. The highest speed grade was chosen, to minimize the delays associated with
the EDAC logic.
Two possible methods of designing the EDAC system were identified: using a Triple Modular
Redundancy (TMR) design, or a design using a data-coding scheme. A TMR system was used
on the AMSAT P-3D IH-2 (discussed previously). Unfortunately, this technique requires
triple the number of memory devices and was therefore.rejected.
EDAC based on a data-coding scheme was to be used. There are a large number of coding
schemes available, but Hamming code based designs are simple and are generally considered
to be acceptable for use in an OBC [1]. The particulars of Hamming coding scheme used are
described below.
4.5.5.1 The Hamming Code
For each data-word written to memory, a coded pattern or check-bit word, is generated. The
new word (the data-word plus the check-bit word) can be termed a valid code. The Hamming
code establishes a distance-of-4 between one valid code and another. This means that to go
from one valid code to another, 4 bits have to change [13].
It can be shown that a distance-of-4 code enables you to detect all single and double-bit errors
and correct all single-bit errors. To implement a distance-of-4 code for the SA-1110's 32-bit
data bus, a 7-bit check-bit word is required.
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4.5.5.2 The EDAC VHDL Design
The (39,32) Hamming code can be easily implemented using VHDL code. The logic which
implements the (39,32) Hamming code is based on an open-source VHDL module provided
by the European Space Agency (ESA). The basic structure of the check-bit generation (figure
4-7) and error correction system (figure 4-8) is shown below.
Input Data Check-bit Data
Figure 4-7: Check-bit Generation
Check-bit Data Input Data
Error Flags
Corrected Data
Figure 4-8: Error Correction System
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For further detail of the Hamming code logic implementation, the VHDL source code can be
referenced on the CD-ROM provided.
A flow-through architecture was used to implement the EDAC system, as can be seen in
figure 4-8. In contrast to a bus-watch architecture, a flow-through EDAC improves the
throughput of the EDAC operation and simplifies the interface between the CPU system bus
and the memory bus.
The address signals generated by the processor, pass directly to the SRAM devices, while the
data and control signals pass through the EDAC system.
- Memory Control Signals: (nCS, nOE, nWE)
¢::::::> Data Busses
• Address Bus
Figure 4-9: Block Diagram of FPGA Based EDAC System
This EDAC system interprets the memory control signals produced by the processor to enable
either a read-cycle or write-cycle state machine. A 40 MHz clock, derived from the external
80 MHz oscillator of the FPGA, drives these state machines. The details of the EDAC read
and write cycles are discussed below.
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Read-Cycle
During the first part of a read operation, the processor memory control signals are
merely allowed to pass directly to the SRAM devices. For this period, the ready input
to the processor is not activated. If there is no error, the ready input is enabled. This
informs the ARM that it is may latch the requested data in and complete its read cycle.
If the EDAC logic detects an error, the state machine enters an extended read cycle, in
order to write the corrected data and check-bits back to the SRAM devices. During
this period, the state machine takes full control of the SRAM control signals (nCE,
nWE and nOE). Once the write to SRAM is complete, the ready signal is enabled,
completing the extended read cycle.
Write-Cycle
The write-cycle state machine allows the memory control signals from the processor
to be passed through to the SRAM devices. The state machine asserts the ready input
of the processor, once enough time has elapsed for the EDAC logic to generate the
check-bits. At this time, the memory control signals (still generated by the processor)
latch the data into the SRAM devices, and the write-cycle is terminated.
Many EDAC systems use a periodic scrubbing method, to prevent the accumulation of single
bit errors [1]. This is normally a software process that has to be scheduled at regular intervals.
This technique can be ineffective when the rate of SEUs is much higher than the rate at which
the memory is being "scrubbed".
This EDAC system was designed to write the corrected data back to the memory, within the
same active memory cycle, via an extended-read-cycle (as explained above). This also makes
the EDAC completely transparent to the processor.
4.6 FPGA-based Registers
The FPGA also implements a set of 32-bit registers for the OBC system. A hardware setup
register (SETUP_REG), LVDS transmit data register (LVDS_TXD) and LVDS receive data
register (LVDS_RXD) are included.
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SETUP_REG controls the protection circuitry of the flash memory, enables or disables the
LVDS system, and can be used to access an 8-bit VO port on the FPGA. This VO port was
incorporated mainly for debugging purposes. The data registers associated with the LVDS
communications channel will be discussed in section 4.7.2.
Table 4-2: FPGA-based Register Locations
Table 4-3: SETUP _REG Bit Fields
The FPGA logic interprets the memory control signals of the ARM processor in a similar way
to the EDAC system, however, the address bus has to be read too. These registers are mapped
to nCS2.
4.7 The LVDS Communications Channel
An LVDS (Low Voltage Differential Signalling) system was included to provide a high-
speed, full-duplex serial communication channel to other satellite subsystems. LVDS is best
used in continuous streaming data transfers and could therefore be used to access a mass
memory device, for instance.
LVDS provides a means of sending data along a twisted pair cable at high speed, with low
power and with excellent EMC performance. These features make LVDS ideal for satellite
on-board data-handling applications [14].
The LVDS channel is based on the DS92LV1021 Serializer and DS92LV1212 Deserializer
from National Semiconductors. Most of the data and control lines of the LVDS devices are
connected directly to the FPGA, to make the design as flexible as possible. As the FPGA
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provides all of the necessary control logic for these devices, the amount of additional support
circuitry is minimized.
Differential
Serial Data
Output
FPGA
Control Logic
Differential
Serial Data
Inupt
Figure 4-10: LVDS System
The LVDS system includes a 16 MHz oscillator, which drives the FPGA-based control logic
and the clock inputs required by the serializer and deserializer. As the system is based on a
16MHz clock, it provides a 160 Mbps data-link.
4.7.1 The Serializer and Deserializer Basic Operation
The DS92LVI021 transforms a lO-bit wide parallel CMOS/TTL data bus into a single high
speed Bus LVDS serial data stream with embedded clock. Data at DIN is clocked into the
serializer by the TCLK input. The edge of TCLK used to strobe in data is selectable via the
TCLK_RIF pin (high for rising edge and low for falling edge). This is selectable via a jumper
on the board. The serial outputs (DO±) can be tri-stated by the DEN input being driven low.
The DS92LVI210 receives the Bus LVDS serial data stream and transforms it back into a 10-
bit wide parallel data bus and separates the clock. This recovered clock signal (RCLK) is used
to strobe the parallel data at ROUT.The RCLK_RIF pin is used to select the active edge for
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strobing of RouT data. It is also connected to the jumper mentioned above. The outputs
ROUTO-ROUT9, LOCK and RCLK can be tri-stated by driving the REN input low.
OS92LV1021 OS92LV1212
REFCLK
REN
LOCK
00+ Rt.!iN
Da- Rt-
TCLK_R/i'
TCLK
DEN
SYNC1
SYNC2
Figure 4-11: LVDS Serializer and Deserializer
As the LVDS system implements a point-to-point connection, only the receiver end of the
transmission media needs to be terminated by a 24-1 oon resistor.
4.7.2 The LVDS Control Logic
To correctly initialise the two LVDS devices after power-up, correct cycling of the power
down (nPWR _DN) pins is required. This was accomplished using a state machine, housed in
the FPGA. The state machine is initiated after the LVDS reset signal is toggled.
After the power-up sequence, the next step requires that the deserializer and serializer be
phase locked to each other. Phase locking is accomplished by the serializer sending SYNC
patterns to the deserializer. The serializer sends SYNC patterns whenever its SYNC! or
SYNC2 inputs are held high.
The nLOCK output of the deserializer is high whenever the deserializer is not locked. To
simplify the synchronization between the two devices, the nLOCK output was connected to
the SYNC inputs via the FPGA. This closed-loop system guarantees that enough SYNC
patterns are sent to achieve deserializer lock.
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The data on the deserializer output (RoUT) is valid while the nLOCK output is low. If the
serializer loses lock (nLOCK goes high) during data transmission, up to 5 cycles of data that
was previously received can be invalid. These 5 cycles should be re-transmitted, which means
that a communications protocol would have to be implemented for reliable data transfers.
The FPGA control logic keeps the outputs of LVDS devices enabled, by driving the DEN and
REN signals high, as these are the only devices on the LVDS bus. The devices can be forced
into a power-down mode by setting bit IO (LVDS _off) in the SETUP _REG register discussed
previously.
The SA-1110 processor can access the LVDS channel via the memory mapped LVDS_TXD
and LVDS_RXD registers, housed in the FPGA. The LVDS_TXD register is used to load a
value to the DIN pins of the serializer. The LVDS _RXD register contains the value of the
RouT pins while nLOCK is low. The register is zero when nLOCK is high.
The current VHDL code only provides a simple way to test the LVDS hardware by indirectly
writing to DIN and reading from RoUT. However, the hardware design is such that it can be
expanded considerably. A hardware level communications protocol including error correction
as well as transmit and receive buffers could be added to make the LVDS system more useful.
4.8 12CSerial Bus
An example of a low-speed serial bus was included in the OBC design. In this design, the bus
was used to support a telemetry system for the OBC. A system based on an Inter-Integrated
Circuit (eC) bus was chosen due to its simplicity and the wide range of devices that support
it. The extremely low current consumption and high noise immunity of the r'e bus also makes
it very attractive for satellite applications. An 12C internal bus has also been used on Stanford
University's CubeSat.
4.8.1 12C Background
The bus physically consists of 2 active wires called SDA (data) and SCL (clock) and a ground
connection. Both of these lines use 2.2kQ pull-up resistors, as defined by the 12C
specification. Both SDA and SCL are bi-directional.
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Earlier versions of the 12C specification only supported Standard-mode (up to 100 kbps) and
Fast-mode (up to 400 kbps) devices. However, the current specification, version 2.1 [15],
includes new High-speed mode which allows data rates of up to 3.4 Mbps. High-speed mode
devices are fully downward compatible with Fast- or Standard-mode (FIS-mode) devices for
bi-directional communication in a mixed-speed bus system. The current specification also
supports up to lO-bit addressing, allowing the use of up to 1024 devices.
4.8.2 Implementing an 12Cbus
Two of the SA-1110's general purpose IlO pins (GPIO 3 and 4) were used to connect the
processor to the re bus. To use the processor on the 12C bus, a software driver had to be
written (see section 5.3.2.2). Unfortunately, the StrongARM's GPIO pins can only support a
standard-mode 12C controller, due to the slow rate at which the pins can be toggled.
The OBC design also makes provision for the FPGA to be attached to the 12C bus via a set of
jumpers. However, a VHDL core implementing an 12C controller was not written. An FPGA-
based r'e controller would allow a Fast-mode or High-speed mode bus to be used. The
processor would also be able to access the 12C bus via the FPGA by extending the FPGA-
based register logic, discussed in section 4.6.
The SA-1110's software controller or an FPGA-based controller avoid the need for an
additional external re controller device to be added to the system.
sel
SOA
Figure 4-12: OBC ,2C Bus
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Even though the r'e bus supports multiple masters, the SA-11l0 would be configured as the
sole J2C master, with all of the J2C peripheral devices acting as slaves. The functions of the
slave devices are discussed below.
4.8.3 Temperature Sensor
The Maxim temperature senor (MAX6654) used in this design acts as precise digital
thermometer. It reports the temperature of both a remote P-N junction and its own die (local
temperature). The local temperature gives an accurate indication of the printed circuit board
(PCB) temperature while a freestanding 2N3906 PNP transistor was used for the remote
sensor.
The support circuitry for the device is very simple and no calibration is needed. The
MAX6654 device also provides an interrupt line to the SA-Ill 0 on its GPJO Port (bit 0). The
interrupt is triggered if the local or remote temperatures are outside a user-programmed range.
4.8.4 Real-Time Clock
A Dallas DS1337 Real-time clock (RTC) was added to the OBC to provide an accurate time
reference to the system. The RTC also includes a calendar which can be very useful to the
diary function of OBC [1]. This prevents the need for a software-based clock/calendar being
developed, using the SA-1110's basic on-board RTC.
The DS1337 also contains two time-of-day alarms, which can generate interrupts according to
the user specified alarm times. These interrupt lines are connected to the SA-1110's GPJO
Port (bit 13 and 14). These alarms can therefore be used to schedule events on the OBC.
4.8.5 Analog-to-Digital Converter (ADC)
An ADC was included to measure the outputs of current sense amplifiers. An Analog Devices
AD7828 8 channel 12-bit ADC was used. The device requires very little support circuitry,
making its implementation simple.
The first three single ended channels (CHO, CHI, CH2) of the ADC are connected to the
current sense amplifiers of the 3.3V, 2.5V and 1.8V supplies.
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4.9 Serial Communications Controller (SCC)
Generally, the SCC will provide an interface to the communications subsystem of a satellite,
which consists of various modems. It can also be used for medium-speed inter-subsystem
communications. A Zilog Z85C30 was chosen as it has been used successfully in satellite
programs, such as the University of Utah's CATSAT.
The SCC has two independent full-duplex serial channels. The SCC supports most standard
synchronous and asynchronous serial transfer protocols, and has built-in cyclic redundancy
code (CRC) and High-level Data Link Control (HDLC) capabilities.
III........o
Il.
ns.;::
(I)rn
Interrupt Acknowledge
........o
Il.
ns.;::
(I)rn
Interrupt Request
Figure 4-13: SCC Circuit
All the registers of the SCC can be accessed via two address lines. One address line selects
the channel (AInB) and another selects the command or data (D/nC) register.
Unfortunately the Zilog SCC is a 5-volt device, and the StrongARM's pins are not 5-volt
tolerant. For this reason, two 8-bit tri-statable level-shifters (Fairchild 74LVXC4245) had to
be included. The interrupt request line of the SCC uses two of the 5-volt tolerant pins of the
FPGA to connect to the processor.
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In order to complete an evaluation of the StrongARM-based OBC design, sufficient software
had to be written. Before the processor could be programmed, it was necessary to investigate
the ARM architecture programming model.
The next step was to choose and configure a suitable programming environment for the
StrongARM OBC. The final section of this chapter covers the software that was written to
start-up and test the OBC system.
5.1 The ARM Programmers Model
This section provides a summary of the ARM v4 Programmers Model. For more detail, the
ARM Architecture Reference Manual [10] should be consulted.
The ARM architecture incorporates these typical RISC features:
• A large uniform register file.
• A load/store architecture, where data-processing operations only use registers,
not memory.
• Simple addressing modes, load/store addresses determined from register
contents and instruction fields.
• Uniform and fixed-length instruction fields, which simplify instruction
decoding.
In addition, the ARM architecture provides:
• Control over Arithmetic Logic Unit (ALU) and shifter in all data-processing
instructions.
• Auto-increment and auto-decrement addressing modes to optimise program
loops.
• Load/store multiple instructions to maximize data throughput.
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• Conditional execution on all instructions to maximize execution throughput.
5.1.1 ARM Processor Modes
The ARM architecture supports seven processor modes, shown in table 5-1, below.
Table 5-1: ARM v4 Processor Modes
Programs are usually run in User mode, where some system resources are not accessible. An
exception is required to change from User mode to another mode.
The other processor modes are privileged modes, which have full access to system resources
and may change between modes freely. Five of these are exception modes: FIQ, IRQ,
Supervisor, Abort and Undefined. These are entered when a specific exception occurs. They
each have access to additional registers to avoid corrupting the User mode state when the
exception occurs.
The other privileged mode, System mode, is not entered via an exception and has the same
basic registers available as in User mode. It is not subject to the restrictions associated with
User mode.
5.1.2 ARM Registers
The ARM has 31 general-purpose registers and six status registers, shown in table 5-2. All of
these registers are 32 bits wide.
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Modes
I+---------~'nvl"leged Modes-----------+t
I+-------Exception Modes---------+t
Shows that original rogister has beon replaced by alternati\19
bankBd register. spscific to ths exception mode
Table 5-2: ARM Register Organization
There is a different register bank for each processor mode. At any time, 15 general-purpose
registers, the program counter and one or two status registers can be seen.
5.1.2.1 General Purpose Registers
Registers RO-R7 are un-banked registers, which are available in all processor modes. These
registers do not have any special uses implied by the architecture.
Registers R8-R14 are banked registers, where the physical register referred to depends on the
current processor mode. Registers R8-R12 are general-purpose registers which have two
banked registers each. One set is used for all processor modes other than FIQ mode, and the
other set is used for FIQ mode. Register 13 holds the stack pointer (SP). Each exception mode
has its own (banked) stack pointer. Each exception mode also has its own (banked) Register
14, known as the Link Register (LR). It is used to hold a subroutine or exception return
address, which is copied back to the program counter when the subroutine or exception ends.
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Register 15 holds the Program Counter (PC), which is common to all processor modes.
5.1.2.2 Status Registers
The current program status register (CPSR) is accessible from all processor modes. It contains
the Arithmetic and Logic Unit (ALU) status flags, interrupt disable bits, the current processor
mode, and other status and control information. Each exception mode has a saved program
status register (SPSR) that is used to preserve the value of the CPSR when the exception
occurs. The format of the CPSR and SPSR is shown in figure 5-3.
\~-~ ---__..)y
ALU Status Flags
\._--------. ..----__.)y
Processor Mode Bits
Figure 5-1: Status Register format
The ALU (or condition) status flags are tested by most instructions, to determine whether the
instruction is to be executed. The I and F bits, are set to disable interrupts or fast interrupts,
respectively. The T bit should always be zero for the SA-Ill O.The five mode bits determine
the mode in which the processor is operating.
5.1.3 Exceptions
The table 5-4 shows the seven different exceptions supported by the ARM architecture, and
the processor mode in which the exception is processed.
FIQ mode provides more private registers (R8-R12) than IRQ mode. This prevents the need
for those registers to be saved (on the stack) and thereby minimizes the overhead of the
context switching. The FIQ vector is also deliberately last, so the exception handler can be
placed directly at the vector address, without requiring a branch instruction. This too improves
the FIQ response time.
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Table 5-3: Exception Vectors
5.1.4 The ARM Instruction Set
The ARM v4 instruction set is made up of 45 highly integrated instructions. The details of
these instructions are too extensive to be included in this report. They are provided in the
ARM Architecture Reference Manual [10].
5.2 The Programming Environment
In order to write software for the OBC, it was necessary to set up a programming environment
for the ARM processor. The ARM-ELF GNU Cross Compiler (GCC) tool chain was used due
to its popularity amongst ARM programmers and most importantly, it is available free of
charge. Fortunately, such a tool chain had already been set up for the ARM v4 architecture, on
a local Linux server, by Francois Retief.
5.2.1 The Linker-Script
A custom linker-script had to be written according to the memory configuration of the OBC,
given in figure 5.1. The linker-script defines a .text section for the executable code which is
mapped to the ROM. It also defines a .data section for write-able initialised data and a .bss
section for the write-able non-initialised data. These sections are mapped to the Protected
SRAM.
The linker script also specifies the entry point, which indicates the first instruction of the boot
code. The corresponding entry point in the assembler code will be mapped to the start of the
.text section.
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Oh1820 0000
nCS3
Oh1800 0000
Oh1000 0000
nCS2
Oh1000 0000
Oh0820 0000
nCS1
Oh0800 0000
Oh00040000
OhOODD0000
nCSO
Figure 5-2: aBC Memory Map
5.3 aBC Software
Developing software for a complete satellite OBC is an enormous task as the software is
generally application specific. However, in order to evaluate the StrongARM processor for
use in an OBC, it is only necessary to test the basic functionality of the OBC system. The
software has to configure and test each feature of the hardware system, so that comments can
be made on the success of the design.
The software written for the OBC can be separated into the following categories:
• Boot code
• System Drivers
• System Utilities
• Test Programs
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5.3.1 Boot Code
It is the responsibility of the boot code to correctly initialise the SA-IIIO processor after a
reset occurs. The boot code consists of two initialisation stages:
1. Initialising the execution environment (memory, exception vectors, stack, etc).
This is carried out in assembler code.
2. Initialising the application (C variables). This is carried out in C code.
These two stages are discussed in detail in the sections that follow.
5.3.1.1 Initialising the execution environment
By default, after a reset, little-endian mode is enabled, and all caches and buffers are disabled.
The processor enters 32-bit supervisor mode and sets the I and F bits in the CPSR (disabling
the interrupts). The processor then jumps to the reset vector, at address OhOOOO0000. The
assembler code located here completes the following tasks:
• Sets up the exception vectors.
• Initialises the memory system.
• Initialises the stack pointer registers.
• Sets the Processor Speed.
• Setup and Enable interrupts.
• Puts the processor in User mode.
These tasks are discussed in more detail below.
Exception Vector Setup
The exception vectors are organized according to table 5-3 and made up of branch
instructions to the handler of each exception.
Memory System Initialisation
Code fetching starts from the ROM selected by static chip select 0 (nCSO). After a
reset, the static bank 0 is automatically configured for the slowest non-burst
ROMIFlash and the ROM_SEL pin determines the bus size of the boot ROM.
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The SA-lll0 registers, MSC2, MSCl, and MSCO, are read/write registers containing
control bits for configuring static memory corresponding to chip select pairs nCS[5:4],
nCS[3:2], and nCS[l :0], respectively. The control data for each static bank is therefore
16 bits long. This includes three timing fields: ROM Delay First access (RDF); ROM
Delay Next access (RDN); ROMISRAM Recovery time (RRR) and two type fields:
ROM Type (RT) and ROM Bus Width (RBW) fields. The layout of these registers is
given in the SA-lllO User Manual [ref], page 141.
The initialisation code sets up these control registers for optimum use of the OBC
memory system, according to the memory specifications in table 5-5.
Table 5-4: OBC Memory Specifications
Stack Pointer Initialisation
Each processor mode has its own stack pointer. The stack pointers for User and
Supervisor mode must be initialised, along with the stack pointers for every exception
mode that is to be used. This basic boot loader only supports IRQ interrupts.
Generally, Abort and Undefined modes are not used in a simple embedded system.
The stack memory starts at the top of the SRAM, at address Ox1820 0000. Firstly, 256
bytes are allocated to the Supervisor mode, followed by 256 bytes to IRQ mode. This
is followed by the User mode stack.
Setting the Processor Speed
Following a reset, the processor core clock is set to its lowest frequency of 59 MHz.
The core clock frequency is configured by writing to the core clock configuration field
(CCF[ 4:0]) in the power manager phase-locked loop (PLL) configuration register
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(PPCR). By default, the boot code sets the processor's core clock to its maximum
speed of 206 MHz.
Setup and Enable Interrupts
The IRQ interrupts are enabled by clearing the I bit in the CPSR. The boot code also
masks all of the interrupts by writing a zero to the Interrupt Controller Mask Register
(ICMR). All interrupts are also configured as IRQs, as opposed to FIQs, by writing to
the Interrupt Level Control Register (ILCR).
Enter User Mode
The final step of the environment initialisation causes the processor to enter User
Mode.
5.3.1.2 Application Initialisation
After the environment has been initialised, the boot code sequence continues with the
application initialisation by entering the C code. This is basically an initialisation of the
variables and memory space required by the C code.
The initial values for any initialised variables must be copied from ROM to RAM (their run-
time location). All other non-initialised variables must be initialised to zero. The code
responsible for this is executed immediately after the branch to the C code. The code takes
advantage of the symbols defined by the linker script.
At this point, the system is ready to run the intended application.
5.3.2 Software Drivers
In order to make use of some of the system peripherals, software drivers had to be written.
These drivers are used to configure the peripherals and provide a simple interface to the
programmer.
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5.3.2.1 Serial Port Driver
A serial port driver was written for the OBC to allow software to communicate with a PC
terminal. This provides a simple means for status information to be displayed by test
programs. This would prove invaluable during software debugging.
The driver configures the on-board UART3 of the StrongARM processor by simply writing to
the appropriate serial port control registers. The registers are programmed to set up the UART
for a baud rate of 57.6 kbps, and a serial data frame of 8 data bits, no parity bits and one stop
bit (8,N,1). The receive and transmit operation of the UART, as well as the receive interrupt,
are enabled. For details of the SA-1110's UART control registers, see the SA-1110
Developers Manual [2].
The serial port driver unmasks the SA-1110's UART 3 interrupt, so that interrupts can be
generated for the UART's receive operations. To process the interrupts, an interrupt handler
had to be written. As all ofthe SA-1110's interrupts are configured as IRQs, code was written
to identify the source of the IRQ interrupts, by reading the interrupt pending register (ICPR).
Ifbit 17 is set in the interrupt pending register, the UART 3 interrupt service routine is called.
The UART 3 status register (UART3_SRO) identifies the actual interrupt source. When a
receive occurs, the interrupt handler merely reads the UART 3 data register (UART3 _DR)
and clears the receive interrupt flag (UART3_SRO, bit 3).
The serial port driver provides a simple function to transmit strings of bytes. It polls the
UART's transmit FIFO status bit (UART3_SRO, bit 0) and writes a byte to the UART 3 data
register when appropriate.
5.3.2.2 12C Port Driver
A software driver was written to allow the StrongARM processor to access the 12C peripherals
via two GPIO lines. The driver only allows the SA-Ill ° to act as the sole bus master. The
following basic functions implement the various bus events required for a simple 12C
controller:
• Start Condition
• Stop Condition
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• Get Acknowledgement
• Give Acknowledgement
• Give Negative Acknowledgement
• Transmit Byte
• Receive Byte
Using these functions, all the transactions required for communicating with slave devices can
be generated.
5.3.3 Software Utilities
To aid software development for the OBC system, several system utility programs were
written. All these utilities use the StrongARM's UART 3, via a RS-232 port to connect to a
PC. Any simple terminal program can be used on the PC to access these utility programs. The
serial port of the PC should be configured for a baud rate of 57.6 kbps and 8-bit data, one
stop-bit and no parity.
The system utility software has the following features:
• Upload Program Code to Flash
• Flash Memory Dump
• SRAM Memory Dump
• SA-IIIO Special Registers Dump
5.3.4 Test Programs
In order to test all of the StrongARM's functions, a large number of small programs had to be
written. The program code is available on the accompanying CD-ROM. A list of the test
programs are given below, however, the details of the software will not be covered in this
document.
• Watchdog Setup and Test
• Real- Time Clock Setup and Test
• Sleep Mode Test
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• r'e Slave Device Tests (RTC, Temp Sensor, ADC)
• On-Chip UART Test
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TESTS AND MEASUREMENTS
Many test programs were written for the SA-11 l O, to test the functionality and performance
of the OBC system and the SA-1110 processor. The results of these tests are discussed in the
sections that follow.
6.1 Power Consumption
The power consumption of any satellite sub-system is very important. It was therefore
necessary to measure the amount of power consumed by this OBC system. Unfortunately, the
power used by the OBC is influenced by many varying factors: the frequency at which the
memory and peripherals are accessed, and the specific code that is running. It is also difficult
to measure or calculate the power consumption of each component, as they share common bus
interfaces and power supplies.
6.1.1 Running Mode
In order to obtain realistic power consumption results, software was written to use the main
functions of the OBC continuously. The hardware and software conditions under which the
tests were carried out are specified below:
• 206 MHz Core Clock Speed
• Program code executed from the 32-bit Flash
• EDAC System Enabled
• An SRAM read and write every lms
• LVDS in loop-back mode
• r'e Devices are being accessed at a rate of 1 kHz
The current sense amplifiers (discussed in section 4.2) allow the currents which feed all of the
3.3V devices and the two secondary power supplies (2.5V and 1.8V) to be measured. The
total power consumption of the OBC can be calculated using these measurements, and
measuring the 5.0V current, via the PCB's inline test points.
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Table 6-1: OBC Power Consumption Details
The total power consumption of the OBC was calculated as 7l8mW. This value can be
compared to the total power delivered at the l4V main power input, where the operating
efficiency of the 3.3V power supply must be considered. The l4-volt supply delivers
1152mW, but the 3.3V step-down converter is operating at an efficiency of approximately
60%. The effective power supplied is therefore 69lmW, which is very similar to the initial
calculation.
6.1.2 Idle Mode
Enabling idle mode was not as straightforward as expected, as it required operations on the
co-processor 15 registers, which were not investigated in this project. A successful transition
to idle mode was therefore not achieved.
6.1.3 Sleep Mode
When the SA-Ill 0 was forced into sleep mode, the power consumption of the OBC dropped
to 5llmW. In this state, the power consumption of the SA-lllO is very low (theoretically
165uW) and can be ignored.
The SRAM and Flash memories, are in stand-by mode, and will only consume a small
amount of power. The LVDS devices are also powered down before sleep mode is entered, by
writing to bit 10 of the SETUP_REG register.
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6.1.4 The SA-111 0 Core's Power Consumption
The current used by the SA-1110's core, in running mode, could be measured by the current
sense amplifier situated at the 3.3V point feeding the step-down switching regulator. When
making the power consumption calculations it was important to note that the 1.8V regulator
was operating at an efficiency of about 90% across the measured load current range. The
graph below shows the power consumption of the processor's core at its 11 possible operating
frequencies.
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Figure 6-1: SA-1110 Core Power VS Frequency
6.2 Memory System Performance
The memory system is usually the main performance bottleneck of a computer system. For
this reason, it was important to measure the access time of the protected memory system that
had been developed.
High speed SRAM, with an access time of 15ns was used in the design. However, it is the
FPGA-based EDAC system and the StrongARM's memory controller that determine this
memory bank's overall performance.
The StrongARM's memory controller imposes non-ideal timing constraints on its memory
banks for variable latency I/O devices. For example, there are long delays between the nCS
and nOE/n WE signals, which are not programmable. The memory controller also introduces
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delays associated with the sampling of the Ready input. The theoretical minimum memory
cycle time for the l5ns SRAM, using a variable latency memory bank (ready signal always
asserted), was calculated as 58.3ns. Access to non-variable latency static banks is much more
efficient, but do not allow the ready input to be used.
The time delay associated with the FPGA implementation of the EDAC logic is
approximately l7ns to generate the check-bits and 27ns to perform a complete error
correction. Each step in the read and write cycle state-machines takes 25ns in the current
EDAC implementation. These are the main factors influencing the performance of the EDAC
system.
The average memory cycles times of the protected memory system are summarized in table
6-1, below.
Table 6-2: Protected SRAM Memory Performance
It must be noted that the memory cycle times, represented above, may vary by up to 25ns as
the 40 MHz clock which drives the FPGA-based EDAC system is not synchronized to the
StrongARM's 106 MHz memory clock.
The logic analyser screen shots below confirm the memory performance (as in table 6-2) and
show the working of the EDAC system.
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Figure 6-2: EDAC Write Cycle
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Figure 6-3: EDAC Read Cycle
Figure 6-4: Extended Read Cycle
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Initially, the EDAC system was tested by merely inverting one of the data or check-bits read
from the SRAM into the FPGA. This test only proved that the data and check-bits were
written to SRAM correctly and that the data correction circuitry worked. It did not, however,
test the system completely. The extended read cycle writes the corrected data back to SRAM,
and this write-back sequence still had to be tested. The following sequence was used to test
the EDAC system thoroughly:
1. The processor writes a data word to a specific SRAM address with EDAC enabled,
but one of the data bits written to the SRAM are first inverted within the FPGA
logic. This causes the correct check-bits to be written to the check-bit SRAM, but
the data written to SRAM has a single bit-flip error.
2. The processor reads the same address from SRAM with EDAC disabled. The data
word containing the bit-flip error can be confirmed and the check-bits are not
disturbed in this process.
3. The processor then performs the read again, with EDAC enabled. The EDAC
system uses the original check-bits to correct the bit-flip error and writes the
corrected data to SRAM (via the extended read cycle).
4. The processor reads the address again from SRAM with EDAC disabled. The
corrected data word should be available, confirming that a successful write-back
occurred.
6.3 The LVDS Channel
The LVDS channel was tested in a loop-back configuration. Data was written to the
LVDS_TXD register. The data was then read back via the LVDS_RXD register and checked
for consistency.
Initially, the system was tested using closed-loop synchronization, with the SYNC input of
the serializer connected to the nLOCK output of the deserializer. However, the DS92LV1212
deserializer can also be used in an open-loop (random lock) system where it does not require
sync patterns to achieve lock. This configuration was also tested, by keeping the SYNC input
of the serializer high.
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The logic analyser screen shots below, show the output data (RouT) when the hexadecimal
value OxOlC is written to the LVDS_TXD register. The bus labelled "DATA" only show the
lower 5 bits of RouT. The first screen shot (figure 6-5) shows the point of deserializer lock, as
nLOCK goes low, the recovered clock (R_CLK) is activated and the RouT data lines are
driven.
Figure 6-5: LVDS Deseria/izer Lock
Figure 6-6 shows the deserializer losing synchronization, nLOCK going high, and the loss of
recovered clock (R_CLK). The last few data cycles show the incorrect value of OxOC,
indicating that the data was corrupted, due to the loss of synchronization.
Figure 6-6: Deserializer Loosing Synchronization
Once synchronization is achieved again, nLOCK goes low, the recovered clock (R_CLK)
starts again, and the correct data is received. This is shown in figure 6-7, below.
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Figure 6-7: Deserializer Re-Synchronizes (open-loop)
6.4 The 12CBus
The r'e slave devices were all configured and tested successfully, via test programs, using the
software driver discussed in section 5.3.2.2.
The slow rate at which the SA-1110's GPJO pins can be toggled, limited the J2C transfers to
approximately 40 kbps. Tests showed that the GPJO pins could only be toggled at a maximum
rate of 187 kHz. For this reason, the FPGA should be used in a future design, especially if the
r'e is to be used in fast-mode or high-speed mode for inter-subsystem communications.
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7.1 Conclusions
The Intel StrongARM SA-IIIO processor was identified as the most suitable ARM processor
for use in a satellite OBC, according to the requirements set out in section 2.1. This can be
summarised by the following two facts. Firstly, no 32-bit RISC processor, using the same size
manufacturing process, can compete with the StrongARM's performance to power
consumption ratio. Secondly, the SA-llIO processor's predecessor, the SA-llOO, has a
successful history of use in micro satellite and nanosatellite OBCs.
Conclusions drawn on the feasibility of using the SA-IIIO in an OBC design are discussed in
the following sections.
7.1.1 Reliability
Reliability in the space radiation environment is the main area of concern for an OBC based
on the SA-Ill o. Fortunately, the 0.351lm manufacturing process of the device is fairly large,
especially when its high performance and low current consumption are considered. Processors
with similar performance are usually manufactured with smaller processes and are therefore
more susceptible to radiation related errors 1•
Regrettably, no radiation test data, or history of use in space applications, is available for the
SA-IIIO. The SA-II 00 does, however, have a successful history of use in micro satellite and
nanosatellite OBCs. The reliability of the SA-IIIO should be similar as it is merely an
upgraded version of the SA-IIOO and is fabricated using the same manufacturing process.
1 Compared to Hitachi SH7709S (O.25IJm) and Samsung S3C2800 (O.18IJm)
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7.1.2 Power Consumption
The SA-UlO is a very power efficient device. This is very important for a micro satellite,
which is typically solar powered. lts typical power consumption, of less than 350mW, is
much lower than other processors with similar performance. For example, the Hitachi
SH7709S consumes 880mW in typical applications. Even the most recently developed ARM
processors cannot compete with the StrongARM: the Samsung S3C2800 consumes 625mW
of power with similar computational performance (220 MIPS).
The power consumption of the SA-111 0 can also be compared to older embedded processors,
such as the Intel 80386EX processor, used in SUNSAT's second OBC [19]. The 80386
processor typically consumes 1.2 watts of power, which is very high in contrast to the
350mW of the SA-1110.
7.1.3 Processor Architecture and Performance
The StrongARM SA-1110 is a true 32-bit processor, with an external 32-bit data bus and
internal 32-bit processing core. This gives it a great advantage over older 16-bit (or even 8-
bit) processors, as far as data transfer rates and computational performance are concerned.
The disadvantage of a wider external data bus, is that the complexity of the PCB layout
increases. However, many new processors have a 64-bit architecture, giving them even better
processing power at the expense of high design complexity. A 32-bit system can therefore be
seen as a good compromise between performance and complexity.
The StrongARM's processing performance of 235 MIPS is very high compared to older
embedded processors, such as the 80386EX. This will allow an OBC to carry out more
complex control functions, and allow the other subsystems to be simplified, as in a C&DH
control architecture.
The SA-UlO includes several useful on-chip peripherals that could be used in a satellite
OBC, such as various serial ports, a real-time clock and watchdog timer. The processor also
supports up to 28 external interrupt lines, which makes provision for a large number of
peripheral devices.
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7.1.4 Software Development
The operation of an OBC does not only depend on hardware, but on software too. For this
reason, it is very important for the processor used in an OBC design to have good software
support.
Due to the dominance of ARM processors in the embedded systems industry, the software
support for these processors has grown tremendously over the past few years. A large number
of software development suites and toolkits are available for ARM v4 compatible processors.
The ARM-ELF GNU Cross Compiler (GCC) tool chain, used in this project, is one of the
most popular development toolkits and is available free of charge. There are also many
operating systems and real-time operating systems (RTOSs) available for the SA-1110
processor, including the popular ARM Linux.
7.2 Recommendations
The following sections highlight areas where further testing of the SA-Ill 0 should be carried
out. It also provides recommendations for improvements to the typical OBC design developed
in this project.
7.2.1 Reliability testing
The reliability of the SA-Ill 0 in the space environment is critical. Tests should be conducted
on the reliability of the SA-Ill 0 in environmental conditions similar to those that the OBC
will be exposed to in space. Radiation tests on the processor should cover single event effects
(SEE), and total ionising dose (TID). The total ionising dose will allow the life expectancy of
the SA-IIIO to be determined for a particular orbit. The SEE analysis will indicate the
expected rate of hard and soft errors, such a SEL and SEU.
These tests should be conducted with the cache and buffer memories of the processor disabled
and once again when enabled. This will allow the performance increases and risks associated
with these memories to be analysed.
7.2.2 Processor Performance Tests
The manufacturers of the SA-1110 only provide the computational performance information
of the processor when it is functioning optimally, with its cache and buffer memories enabled.
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The performance, specified in Dhrystone MIPS (million instructions per second), does not
take the external memory system into account, as the code is executed directly from the cache
memones.
In order to obtain an accurate computational performance rating for the entire OBC system,
the Dhrystone benchmark of the processor should be measured with the cache and buffer
memories disabled.
7.2.3 Protected Memory System
The protected memory system has a large scope for improvement. The system used in this
design is merely a simple example and is far from ideal. The protected memory was designed
to only support full 32-bit data-words. This was done in order to simplify the EDAC system.
This memory system should be improved to allow byte and half-word accesses by using the
four byte-select lines from the processor.
Optimisation of the EDAC system should definitely be considered, as it will improve the
overall performance of the OBC. Implementing the protected memory system using one of the
SA-1110's standard static banks (without ready input) will allow the memory access times to
be reduced dramatically. The complexity of the EDAC will however increase.
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OBC PHYSICAL LAYOUT
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Figure A-1: Physical Layout of the Typical OBC System
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CD-ROM DATA
The CD-ROM, below, contains the following data:
• VHDL Source Code, for the FPGA used in this design
• Program Source Code, in C, for the SA-lIla (utilities and test programs)
• Datasheets, for all of the components used in this design
• PCB Schematics of the OBC System
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